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Letusnowconsiderthenewformof si,thestronginversionsurface
potential corresponding to VTex. Statements 1 and 2 in Section II out-
line the two primary mechanisms by which  si (VTex) and  si (VTH)
differ. Since the presence of a drain bias makes the surface potential
dependent on channel position, we simplify the treatment by averaging
VDex over the entire channel. To account for the shift in surface poten-
tial due to VDex, we recall that in strong inversion, the drain voltage
can be added to the gate induced surface potential [2]. This yields the
following form for  si:
 si =( 2+￿0)￿F +0 :5VDex: (4)
The surface potential corresponding to VTex is a constant value,
which is necessary since VTex is itself independent of channel
position. The next step is to derive an expression for qtot which is also
position independent. Because we cannot neglect the inversion charge
(Statement 3 in Section II), it is insufficient to simply approximate
qtot using the expression for the body charge density, as is done in
the standard treatment. Instead, we solve the 1-D form of Poisson’s
equation in the vertical direction [2], and by again averaging the drain
voltage over the channel, we obtain the following result:
qtot = ￿￿Cof  si + ￿t exp
 si ￿ 2￿F ￿ 0:5VDex
￿t
: (5)
Under the new strong inversion condition (3) can be written as
VTex = V
f
FB +  si ￿
qtot
Cof
: (6)
Substituting (4) and (5) into (6) and rearranging gives us the final
result
V
f
FB = VTex ￿  si ￿ ￿  si + ￿t exp
￿0￿F
￿t
(7)
where  si is defined in (4). For a particular measured device, with a set
value of V
f
FB, we would therefore expect VTex to increase as VDex is
increased.
IV. EXPERIMENTAL EVALUATION OF MODEL
Whilst VTex and VDex can readily be obtained from measurement
data and substituted directly into in (7), finding an appropriate value
to use for ￿0 is less straightforward. This parameter can be expected to
vary between different process technologies and extraction techniques;
however, we can attempt to set ranges on ￿0 for a given extraction pro-
cedure. This was done for the linear extrapolation technique, by testing
against a number of different process technologies, and the range of
￿0 was found to be between 0.05 and 0.1. The main cause of this vari-
ation in ￿0 was differences in the vertical field mobility degradation,
to which the linear extrapolation method is susceptible [5]. The range
was found to be valid for both NMOS and PMOS devices, although for
any given technology, NMOS and PMOS usually had different optimal
values of ￿0. From this range, we can set a minimum default value of
0.05 for ￿0, which we then use as an initial estimate whenever VTex is
obtained using the linear extrapolation method.
With ￿0 set, we can now evaluate the accuracy of the new threshold
relation. Measured threshold voltages, extracted for a number of dif-
ferent process technologies, were used directly in a surface potential-
based compact SOI model, STAG [9], to reproduce measured Ids-Vgs
curves. Figs. 1 and Fig. 2 compare the new and standard treatments
against experimental data, for two technologies. In each case, the new
treatment shows a clear improvement over the standard model. Em-
pirical selection of a standard default value for ￿0, combined with the
new drain voltage model, allows us to close much of the gap between
Fig. 1. Comparison of measured data with simulation results using new and
standard threshold relations (Technology A).
Fig. 2. Comparison of measured data with simulation results using new and
standard threshold relations (Technology B).
VTH and VTex without resorting to optimization. Any adjustment of ￿0
to further improve the fit can therefore be made within a much tighter
range of values than would otherwise be the case. Of course, there are
other extraction methods for which the range of ￿0 will differ from that
of our chosen technique. However, once a range is established for a
given technique, and a minimum default value deduced, a similar level
of accuracy can be achieved, with optimization of ￿0 only being re-
quired for final fine tuning.
In order that ￿0 can be confined to a small range of values, it is
important that other effects which can also act to shift the threshold
voltage are accounted for separately, otherwise these contributions will
be lumped into ￿0. Such effects include charge sharing [1], and polysil-
icon gate depletion [12]. For the work described in this brief, these ad-
ditional effects have been accounted for where appropriate.
That the model does succeed in accounting for the effect of the mea-
surement drain voltage can be demonstrated using Fig. 3. Each of the
experimental curves plotted on the figure was obtained by applying a
different drain voltage VDex when performing the measurement, and
from each curve we can extract a corresponding value for VTex. Not
only do the results agree qualitatively with the new theory, insofar
as VTex does indeed go up with increasing VDex, but there is excel-
lent quantitative agreement as well. Starting with an optimized value
of ￿0 =0 :08, it is possible to reproduce all of the measured curves
very precisely, using any one of the five pairs of VTex=VDex values. In